JPS6116112B2 - - Google Patents
Info
- Publication number
- JPS6116112B2 JPS6116112B2 JP8611080A JP8611080A JPS6116112B2 JP S6116112 B2 JPS6116112 B2 JP S6116112B2 JP 8611080 A JP8611080 A JP 8611080A JP 8611080 A JP8611080 A JP 8611080A JP S6116112 B2 JPS6116112 B2 JP S6116112B2
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- register
- stage
- arithmetic
- processing means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8611080A JPS5710872A (en) | 1980-06-25 | 1980-06-25 | Instruction control device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8611080A JPS5710872A (en) | 1980-06-25 | 1980-06-25 | Instruction control device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5710872A JPS5710872A (en) | 1982-01-20 |
JPS6116112B2 true JPS6116112B2 (en]) | 1986-04-28 |
Family
ID=13877557
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8611080A Granted JPS5710872A (en) | 1980-06-25 | 1980-06-25 | Instruction control device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5710872A (en]) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63117519U (en]) * | 1987-01-26 | 1988-07-29 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS592143A (ja) * | 1982-06-29 | 1984-01-07 | Hitachi Ltd | 情報処理装置 |
JP2558831B2 (ja) * | 1988-09-06 | 1996-11-27 | 富士通株式会社 | パイプライン制御方式 |
JP2806690B2 (ja) * | 1992-04-30 | 1998-09-30 | 茨城日本電気株式会社 | マイクロプロセッサ |
-
1980
- 1980-06-25 JP JP8611080A patent/JPS5710872A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63117519U (en]) * | 1987-01-26 | 1988-07-29 |
Also Published As
Publication number | Publication date |
---|---|
JPS5710872A (en) | 1982-01-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0042442B1 (en) | Information processing system | |
US4745547A (en) | Vector processing | |
US4740893A (en) | Method for reducing the time for switching between programs | |
US4616313A (en) | High speed address calculation circuit for a pipeline-control-system data-processor | |
US5293500A (en) | Parallel processing method and apparatus | |
JPS6217252B2 (en]) | ||
JPH0766329B2 (ja) | 情報処理装置 | |
JP2620511B2 (ja) | データ・プロセッサ | |
US5053986A (en) | Circuit for preservation of sign information in operations for comparison of the absolute value of operands | |
EP0223150B1 (en) | Information processing apparatus | |
JPS6116112B2 (en]) | ||
US4812970A (en) | Microprogram control system | |
US5121474A (en) | Bit string data processor using dynamically addressable bit locations in memory so overlapping strings do not destroy data in memory | |
JPS6161416B2 (en]) | ||
US5819081A (en) | Method of executing a branch instruction of jumping to a subroutine in a pipeline control system | |
JPS6116111B2 (en]) | ||
JPS581246A (ja) | 命令処理順序制御方式 | |
JPS60178580A (ja) | 命令制御方式 | |
US6032249A (en) | Method and system for executing a serializing instruction while bypassing a floating point unit pipeline | |
JPS6217773B2 (en]) | ||
US5220670A (en) | Microprocessor having ability to carry out logical operation on internal bus | |
JPS6116114B2 (en]) | ||
JPS5896345A (ja) | 階層型演算方式 | |
JPS6116113B2 (en]) | ||
JP2772100B2 (ja) | 並列命令フェッチ機構 |